Abstract-This work presents the first prototype of the super Read-Out Driver (sROD) demonstrator board for the Tile Calorimeter Demonstrator project. This project aims to test the new readout electronics architecture for the Phase II Upgrade of the ATLAS Tile Calorimeter, replacing the front-end electronics of one complete drawer with the new electronics during the shutdown at the end of 2015, in order to evaluate its performance. The sROD demonstrator board will receive and process data from a complete module sending it to the present RODs to keep compatibility with the current system. Moreover the sROD demonstrator board will transmit Timing, Trigger and Control information (TTC) and Detector Control System (DCS) commands to the front-end electronics.
I. INTRODUCTION
he Hadronic Tile Calorimeter (TileCal) [1] detector is one of the several subsystems composing the ATLAS [2] experiment at the LHC. This detector is a sampling calorimeter made out of steel plates and plastic scintillator tiles which is divided in three cylindrical parts: a central long barrel and two extended barrels ( Figure 1a ). Each cylindrical part is formed by 64 modules which are divided in cells, and each cell is read out using two photomultiplier tubes (PMTs) housed in the outermost part of the module (Figure 1b ). The front-end PMTs electronics signals are digitized every 25 ns and are stored in pipelined buffers until a Level-1 accept (L1A) signal is received. Then, the interface board transmits the digitized data to the back-end electronics, where the ReadOut Driver (ROD) [3] A full redesign and replacement of the readout electronics of TileCal is mandatory due to the increase of the radiation levels. The readout architecture for Phase II points to a full digital readout where the front-end electronics will transmit digital data from all the channels to the back-end electronics for every bunch crossing (~25 ns). Then, the back-end electronics will pre-process and transmit the data to the first level of trigger with improved precision and granularity with respect to the present system.
II. TILE CALORIMETER DEMONSTRATOR PROJECT
The Tile Calorimeter Demonstrator aims to validate the performance of the new readout architecture proposed, trigger system interfaces and implementation of novel trigger algorithms before the complete replacement of the electronics in the Phase II Upgrade.
The Demonstrator project plans to install the new electronics in a complete TileCal module during the shutdown at the end of 2015.
III. SROD DEMONSTRATOR BOARD
The sROD [5] demonstrator module is the core component of the back-end electronics in the Demonstrator project. This board is not only responsible for receiving and processing digital data from the detector, but also for decoding and distributing Trigger Timing and Control (TTC) signals to the front-end electronics. The sROD demonstrator is also the interface path used by the Detector Control System (DCS) to control and monitor the front-end electronics and low and high voltage power supplies.
Moreover the sROD demonstrator is a test-bench platform for the design of new algorithms for signal reconstruction which will be used in the final version of the sRODs in the HL-LHC.
A. Hardware
The sROD demonstrator board is a double mid-size Advanced Mezzanine Card (AMC) form factor [6] , which can be plugged into an Advanced Telecommunications Computing The core processing of the sROD demonstrator is composed of two FPGAs: one Xilinx Virtex 7 and one Kintex 7 FPGAs [7] .
The Virtex 7 FPGA is connected to 4 QSFP providing high speed communication with the front-end electronics at a maximum data rate of 160 Gbps using embedded GTX transceivers.
An SFP module is used for the reception and distribution of TTC signals to both FPGAs. The Kintex 7 will send digitized data through the SFP module to the present RODs after the first level of trigger. An Avago MiniPOD transmitter is connected to the Kintex 7 and the Virtex 7 to send preprocessed data to the trigger system, and an Avago MiniPOD receiver is connected to the Virtex 7 for testing purposes.
A Modular Management Controller (MMC) board [8] provides the operation of the basic services to the prototype when connected to the ATCA system using the Intelligent Platform Management Interface (IPMI) protocol.
In order to expand the functionality of the sROD demonstrator, an FPGA Mezzanine Card (FMC) connector is included in the design allowing the use of other custom or commercial FMC boards.
The sROD demonstrator board stack-up has been designed to fulfill the high speed design specifications and constraints. NELCO N4000-13 SI has been selected as dielectric material in order to obtain low losses at high frequency in the high speed lines. The layer count is 16 layers, divided in 8 layers for power and ground planes and 8 layers for signals with a total PCB thickness of 1.6 mm, compliant with the AMC standard. Figure 2 shows an image of the first prototype of the sROD demonstrator. Pre-layout signal integrity studies have been done to reduce impedance discontinuities along the high speed lines resulting from vias or DC blocking capacitors.
B. Firmware
Parallel to the hardware design of the sROD demonstrator, firmware developments have been carried out using one HiTech 2-Port QSFP FMC module and one TTC FMC board [9] plugged to a Xilinx VC707 evaluation board. This setup is shown in Figure 3 . The firmware implements the GigaBit Transceiver protocol (GBT) [10] for the high speed communication path with the front-end electronics. The GBT protocol comprehends transmission of physics data, trigger, timing, slow control and Forward Error Correction (FEC).
GBT encoded data coming from the front-end electronics is received through the QSFP module in the VC707 at a data rate of 10.24 Gbps. Physics data is decoded and stored in configurable pipelines memories upon the reception of a L1A, when the data is encoded using the G-Link protocol and sent to the present RODs for processing.
Additional firmware modules provide decoding of TTC commands which are distributed to the front-end electronics for synchronization and configuration purposes. DCS and TTC commands are transmitted to the front-end electronics at a data rate of 4.8 Gbps.
The data flow and control of these modules is implemented over an Ethernet network using the IPbus protocol [11] .
C. ATCA framework
In order to control and monitor the sROD demonstrator in an ATCA carrier a complete software tool has been developed. The software runs on the ATCA Shelf Manager being responsible for communicating the current DCS server with the sROD demonstrator through Simple Network Management Protocol (SNMP).
IV. CONCLUSIONS
The increased luminosity for the HL-LHC implies the complete redesign of the front-end and back-end electronics in TileCal around 2024.
The Demonstrator project aims to gain experience and evaluate the new electronics before its full replacement installing a module with the upgraded electronics into the detector during the shutdown at the end of 2015.
The hardware design of the first prototypes of the sROD demonstrator board has been presented. This board is not only responsible for the readout and data processing of the demonstrator module, but also for the distribution of TTC and DCS commands to the front-end electronics. A Xilinx VC707 evaluation board has been used as a test-bench for the firmware development of the sROD demonstrator. A software tool running on the ATCA Shelf Manager has been developed for monitor, control and communication purposes.
